VI. INTRODUCTION
In Object-oriented software development, the Unified Modeling Language (UML) is one of the most powerful modeling techniques. It is a set of diagrammatical notations and is currently standardized and supported by the Object Management Group (OMG). The details and good description of the notations are given in Alhir [1], and Booch et al. [2] .
The UML can also be used in hardware or system architecture modeling. It also provides extension mechanisms using stereotypes and profiles which can be applied in more domain specific modeling of a system.
The applications of UML design in computer architecture modeling have been described in some research papers. In this paper, the architectural modeling of Intel Core micro-architecture is performed using UML. The UML stereotypes for process and execution cores are defined. UML class and sequence diagrams are designed for modeling of process execution. A common program has been developed in three Object-oriented programming languages namely Visual C++, Visual C# and Java. The programs were executed on Intel Dual Core and Core 2 Duo processor. A comparison of execution time of the program is reported for performance evaluation.
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A. Process Definition
A process is a block of instructions of a program, which are executed by a processor. For defining the process, we need to first define a processing unit. Using UML, a processing unit can be modeled using a stereotype. Stereotypes are used to define some specialized modeling elements based on core UML base classes. Fig. 1a shows the UML stereotype definition of a processing unit and Fig. 1b shows the class diagram for representing a process. Fig. 1c shows the single and multiple instances of process.
B. Intel Core micro-architecture
Intel's Dual Core processors are based on Intel Core micro-architecture. The Dual Core layout uses CMP (i.e. core multi processor) technology, where two or more CPUs (known as Cores) are fabricated together on one chip along with dual L2 caches. With Dual Core architecture, processors move blocks of many hundreds instructions into cache before executing them in blocks of four or more at a time. The main purpose is to execute even the most complex instructions in one clock tick.
The Intel's Core micro-architecture technology provides more efficient decoding stages, execution units, caches, and buses for increasing the processing capacity, reducing latency and thus achieving high performance. The architectural details of Dual Core are described in [13] and [14] .
The architectural modeling of Intel Core micro-architecture is performed using UML. The UML stereotypes for the execution cores are defined. Fig. 2a shows the UML stereotype definition of Execution core. Fig. 2b shows the class diagram for representing a core and the Fig.  2c shows the single and multiple instances of core.
C. Object-oriented Programming
Object-oriented design and programming has become the most prominent technique in today's software development. There are many significant improvements in modeling and building complex systems using Object-oriented approach. It provides many benefits such as encapsulation, polymorphism, inheritance, reusability and extensibility. There are many <<Execution_core>> core1: core <<Execution_core>> _: core Object-oriented languages for commercial software development. Among these languages, the three languages namely Visual C++, Visual C# and Java are most popular and powerful in today's programming environment. All these programming languages support all the features of an Object-oriented language. Visual C++ and Visual C# are developed by Microsoft and are available in Visual Studio. Java was developed by Sun Microsystems and can be executed at any platform using Java virtual machine.
VIII. UML ARCHITECTURAL MODELING

A. UML Class Diagram for Processor Architecture
The Fig. 3 shows the complete architectural model of Dual Core processor architecture. The class Process is directly interacting with the class Process_Execution_Controller (PEC), which is fully responsible for the execution of the assigned task. The PEC is controlling the processes by message exchanging between the classes Processor and Memory. The Processor class contains two cores, i.e. Core1 and Core2 and each core contains many components responsible for process execution as shown in the figure. The class diagram of the entire memory unit is also shown in the figure. Here class L2_Cache is shared between two cores and caches instructions through the class I_ Cache whereas the class D_Cache is responsible for caching the data, which is a sub class of L1_Cache.
B. UML Sequence Diagram for Process Execution
The UML sequence diagram for process execution inside a core is shown in Fig. 4 . Here the messages are exchanged among various class objects like Process, Process_Ececution_Controller, L2_Cache and L1_Cache are shown. Instructions are fetched from L2_Cache, decoded into the executable micro operations. The data are loaded from L1_Cache. After execution, the results of these micro operations are passed to the Retirement_Unit. It takes the results, reordered them and rebuilds the final results.
IX. EXPERIMENTAL STUDY
A fundamental performance metric of any computer system is the time required to execute a given application program. During the performance testing of a developed program, programmers measure program execution time. The programmers may measure the execution time of an entire program or only parts of a program.
The experimental results are obtained by executing a common code written in each programming language. A sample code for displaying a message repetitively inside a loop is taken to evaluate the performance. These sample codes were executed on two systems having different processor architectures. The Visual C++ and Visual C# programs are developed as windows applications and executed under Visual studio 2008 on Microsoft.Net framework v3.5. The Java program was developed for console application and executed using JDK1.5.0_18. We measured the execution time spent in a critical loop of the program. The architectural detail of the systems is given in table 1 below. All the experimental results are averaged from 5 different runs. Table 2 shows the execution time computed in milliseconds on Dual Core processor and the table 3 shows the execution time computed in milliseconds on Core 2 Duo, for which the experimental study is performed. Table 4 shows the comparison between average execution times. Fig. 5a and 5b clearly display above results in the form of graph as a performance comparison of Dual Core and Core 2 Duo processor in term of execution time of programming codes having 1000 and 10000 lines.
X. RESULTS AND DISCUSSIONS
Based on the experimental results, it was found that Visual C++ is more efficient Object-oriented programming language in comparison to Visual C# and Java. It is clear from the above tables that the execution time is lesser in case of Visual C++ in comparison to Visual C# and Java. It is also observed that the execution time on Core 2 Duo processor based system is less than the Dual Core processor based system as per the specifications mentioned above.
XI. CONCLUSION
It is concluded that UML is a powerful modeling language for formal specifications of hardware systems and various research problems. In present paper, the performance of two processors namely Intel Dual Core and Core 2 Duo is observed by taking different lines of codes, which are developed in three Object-oriented programming languages namely Visual C++, Visual C# and Java. Results showed that the Intel Core 2 Duo had the best performance for a variety of lines of codes as compared to Intel Dual Core as per the given specifications. It is also found that Visual C++ takes less execution time as compared to Visual C# and Java over similar processor architectures. It is also observed that the performance of Core 2 Duo processor is better than the Dual Core and therefore, recommended for long computations. Vice-Chancellor, Babasaheb Bhimrao Ambedkar University (A Central University), Vidya Vihar, Rae Bareilly Road, Lucknow, India, for providing excellent computation facilities in the University campus. Thanks are also due to the University Grant Commission, India, for providing financial assistance to the Central University for research work.
